![]() |
|||||||
|
|||||||
|
| 7A06L-101K资料 | |
|
|
7A06L-101K PDF Download |
|
File Size : 105 KB
Manufacturer:进口 Description: The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0] inputs to configure the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes valid. On the LOWCtoCHIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control inputs from floating. |
|
| 相关型号 | |
| ◆ ZYJS51R5-01 | |
| ◆ ZWY87C | |
| ◆ ZTAC-19.66-MX | |
| ◆ ZRLS470-470-4PT | |
| ◆ ZMG53W-01 | |
| ◆ ZJYS81R5-2PL51T-G01 | |
| ◆ ZJYS81R5-2PL51T-G | |
| ◆ ZJYS81R5-2PL25T-G | |
| ◆ ZJYS81R5-2P24T-G01 | |
| ◆ ZJYS51R5-M4PAT | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号:7A06L-101K 厂 家:进口 封 装:贴片 批 号: 数 量:1645 说 明:1645 |
|||||
|
运 费: 所在地: 新旧程度: |
|||||
| 联系人:张伟升,张汉坤 |
| 电 话:0755-23816869 |
| 手 机:13480941178/13480639918 |
| QQ:949108432,695070213,799597862 |
| MSN:zhensheng888@hotmail.com,zhenhuadianzi@hotmail.com |
| 传 真:0755-23816880 |
| EMail:4481810@sina.com |
| 公司地址: 深圳市福田区中航路高科德电子城21956室 |